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Fig. 1. Optimized CMOS architecture showing electrons in tensile strained Si and holes in compressively strained Si Ge under inversion conditions.
MOSFETs using reduced thermal budgets and/or by lowering
the alloy compositions, ultimately sacrificing the performance
gains achievable [12]–[14].
In addition, all Si/SiGe devices reported to date have
epitaxially grown Si/SiGe layers designed to maximize the per-
formance of either n- or p-channel devices. Advanced CMOS,
however, requires high performancefrom both n-and p-channel
devices. In the present study, by using a layer structure which
does not compromise the performance of either n- or p-channel
devices, coupled with conventional MOS fabrication, high-per-
formance strained silicon nMOSFETs are demonstrated,
with maximum performance benefits predicted for p-channel
devices using the same VS [15]. Consequently a new route is
presented for obtaining high-performance CMOS. The layer
structure is additionally designed such that strain-compensa-
tion occurs between the n- and p-channels, and with strained
channel thicknesses sufficient to allow conventional surface
cleans and oxidation necessary for high-performance CMOS.
The performance of the strained Si nMOSFETs presented in
this paper exceeds that of recently reported devices [16] and
is significantly enhanced compared with unstrained Si control
devices over a wide range of gate lengths; our increases in drain
current and transconductance are the highest reported
to date. Furthermore, the performance gains are achieved
without VS polishing thus the present technology is more
compatible with conventional Si technology. The novel design
used in the current study has therefore overcome the usual
trade-off encountered in Si/SiGe MOS technology between
performance gains achievable (due to strain and consequently
alloy composition) and thermal budget, while proving the most
compatible n- and p-channel device architecture suitable for
advanced mainstream CMOS applications to date.
II. DEVICE DESIGN AND FABRICATION
The epitaxial layer structure of the strained Si/SiGe devices
is shown schematically in Fig. 1. The strained Si/Si Ge
channel layers are grown on a relaxed constant composition
Si Ge VS. By growing a Si Ge layer on the VS,
the higher Ge content alloy layer is compressively strained,
making the layer ideal for a p-channel of high-mobility holes in
a MOS device [15]. The smaller lattice constant of Si dictates
that the subsequent Si layer (Fig. 1) is in tension, allowing
electron mobility enhancement suitable for the n-channel of
strained Si nMOSFETs. Furthermore, the band offsets between
Fig. 2. High-resolution TEM image of the gate oxide and the strained
Si/Si Ge layers on the relaxed Si Ge VS.
the strained Si and Si Ge layers enable the confinement
of holes in the buried Si Ge layer under negative bias
conditions and a layer of electrons at the surface of the strained
Si when a positive bias is applied to the MOS gate (Fig. 1).
Thus, the present design describes a high-performance CMOS
architecture incorporating a surface n-channel and buried
p-channel. Following selective etching to remove some of
the strained Si material (i.e., the n-channel) above the buried
p-channel in order to increase the pMOSFET device transcon-
ductance, maximum performance is predicted from both n-
and p-channel devices on the single VS architecture [15]. The
sequence of SiGe under compression and Si in tension creates a
strain-compensated structure, minimizing cumulative strain in
the devices. Transmission electron microscopy (TEM) analysis
of the epitaxial layers following processing verified that the
final tensile strained Si surface channel was approximately 7
nm (Fig. 2). The compressively strained Si Ge layer was
measured as 12 nm. The n-channel (strained Si) was intended
to be slightly thicker than measured, and since the strained
Si Ge layer was slightly thicker than anticipated, it is likely
that smearing of the heteroboundaries due to the high thermal
budget process (below) may have caused the slight deviation
from layer specification. Nevertheless, both the strained Si
n-channel and strained Si Ge p-channel were above the
minimum thickness required to achieve maximum performance
gains [17].
The Si/SiGe layers were grown by low-pressure chemical
vapor deposition in an Applied Materials Centura tool using
SiH and GeH in a H carrier gas with B H for p-type doping
[18],[19]. The1- m constantcomposition Si Ge VSand
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Fig. 13. Comparison of the variation in g of all 0.3 ￿m (L) ￿ 5 ￿m (W)
strained Si/SiGe andSi control devices.The nMOSFETs are unsilicided andthe
measurements were carried out at V =1 :0 V. The standard deviation of the
mean value of g was equivalent for both sets of devices, highlighting the
excellent Si/SiGe material uniformity.
effective mobility, which takes into account the degradation to
mobility due to the vertical field [33].
Excellent uniformity of the strained Si nMOSFET perfor-
mance was determined by device measurements on all die on
the wafers. A histogram comparing the variation in for
0.3 m L 5 m W strained Si and control devices at
V is shown in Fig. 13. The standard deviation of the
mean value of for the strained Si devices was less than 5%
and within experimental error of the deviation in of the
control devices. The high degree of electrical uniformity exhib-
ited by the nMOSFETs is attributed to the uniform Si/SiGe ma-
terial and demonstrates its suitability for commercial manufac-
ture; equivalent conventional Si industrial processes currently
run with similar deviations in device gain [34]. The superior
as well as of the strained Si/SiGe devices verifies successful
layer design and fabrication as well as material quality.
The higher performance of the strained Si/SiGe nMOSFETs
at V was consistently observed at all gate lengths in-
vestigated, as shown in Fig. 14. The relative performance of the
strained Si devices and the Si controls is shown in Fig. 15. At
V the enhancement in of the strained Si devices
is greater at smaller gate lengths. Performance gains in
(extrinsic) exceeding 170% are clearly demonstrated. These are
the highest room temperature enhancements in of strained
Si/SiGe surface channel nMOSFETs reported to date. The ex-
ceptional performance is shown for both silicided and unsili-
cided devices and indicates the success of the TiSi process on
strained Si/SiGe material. Furthermore, Fig. 8 shows that the
improved performance does not compromise electrostatic in-
tegrity. As is increased, transconductance enhancements of
strained Si devices are reduced for all L, and in particular at
shorter L; at V the enhancement is reduced to below
50% for L m.
The impact of device self-heating due to the lowthermal con-
ductivity of SiGe was investigated by measuring W for de-
vices with a range of gate widths W while maintaining a con-
stant field parallel to the device channel. The results for 0.3- m
L devices at V are shown in Fig. 16. The greater de-
viation from ideal saturation characteristics observed for larger
gate width devices is due to the generation of higher currents
in these devices, verifying that the degraded performance en-
Fig. 14. g versus L for silicided devices at V =1 :0 V. Intrinsic values
of g are shown. Large performance gains are achieved at all gate lengths.
Fig. 15. Percentage enhancement in strained Si g (extrinsic) compared
with Si control devices as a function of gate length. V =0 :1 V (silicided);
V =0 :1V(unsilicided);￿ V =1 :2V(unsilicided).Peakperformance
gains exceeding 170% are demonstrated. Similar enhancements for silicided
and unsilicided strained Si devices over all gate lengths indicate successful Ti
silicidation of Si/SiGe material. Self-heating causes reduced gains of strained
Si/SiGe devices at higher drive currents (small L, high V ).
hancement in devices producing high current densities is due to
self-heating. Thus, the reduced enhancements in observed
at higher bias voltages and smaller L (Fig. 15) are due to SiGe
self-heating effects dominating the gain available in strained Si
devices producing high current levels rather than a result of ear-
lier velocity saturation in strained Si compared with unstrained
Si [35].
The degradation in mobility at high vertical fields is domi-
nated by surface roughness scattering. However, high values of
fixed oxide charge may also degrade mobility over a wide
range of [33]. The Si control device exhibits a slightly
slower decrease of mobility with than observed for the
strained Si device (Fig. 12). The greater dependence of on
for the strained Si device may be indicative of slightly
higher gate oxide interface roughness than that of the control
device. This may arise, for example, from Ge segregation from
theSiGelayersintotheSichannelleadingtononuniformoxida-
tion rates [12] and consequently gate oxide interface roughness.
Interference of Ge during gate oxidation additionally causes de-